The detected object is passed through Gaussian fIlter to enhance the quality of object. The matching unit is designed to recognize face from standard face database images. It is observed that the performance parameters such as percentage TSR and hardware utilizations are better compared to existing techniques.
The perfonnance parameters are improved since adaptive threshold, modified background subtraction and filters used in the architecture.
Contribution:
The contribution and novel aspects of the proposed techniques are listed as fo llows (i) The threshold values are computed adaptively based on characteristics of the images.
(ii) The modified background subtraction technique is used on filtered LL coefficients of background imageIJace database and actual image/test fa ce image to compute absolute diff erence between LL coefficients of two sets of images. The absolute diff erence is compared with adaptive threshold values to detect object.
(iii) The object detection architecture is extended to fa ce detection by using global threshold and matching unit blocks.
Organization: Section 2 briefly reviews literature of recent research papers. Section 3 presents proposed architecture. Hardware implementation is given in Section 4. Section 5 explains Performance analysis of proposed object and fa ce detection architecture. The conclusion is given in section 6.
II. LITERATURE SURVEYS
Andra et aI., [1] proposed four-processor architecture for 2D-DWT which is used for block based implementation for 2D-DWT, which requires large memory. Liao et aI., [2] • IEEE @jcomputer society proposed 2D-DWT dual scan architecture, which requires two lines of data samples simultaneously for forward 2D-DWT and also proposed another 2D-DWT architecture, which accomplished decomposition of all stages resulting in inefficient hardware utilization and more sophisticated control circuitry. Barna et aI., [3] proposed folded based architecture for lifting based bi-orthogonal CDF-9/7 2D-DWT. The architecture uses hybrid level at each stage which reduces the controller complexity, but increases the hardware utilization.
A number of defense, security and commercial applications demand real time face recognition system [4] .
The algorithm proposed by Fei Wang et aI., [5] uses spectral features for face recognition which is a nonlinear method for face feature extraction. The algorithm can detect nonlinear structure present in the face image and this structure is then used for recognition purpose. Ben Niu et aI., [6] proposed two dimensional Laplacian face method for face detection. The algorithm based on locality preserved embedding and image based projection techniques which preserve geometric structure locality of sample space to extract face feature. The perfonnance of the algorithm is checked by using FERET and AR database. Sajid et aI., [7] proposed FPGA implementation 
A. Adaptive Threshold
The adaptive threshold block is used to calculate the threshold which is used to detect object/image efficiently. If the input pixel value is greater than the threshold value then the respective values are passed to the output else the output will be zero. The pixel value difference (S) between background and actual image is given in equation (l) and (2)
Where, N is the total dimension of input image (N=256x256). 
Where, i=l to (128x128).
The hardware architecture is used to build adaptive threshold block is given in Fig. 3 where the image size is 
Where, j=l to (128x128). 
V. PERFORMANCE ANALYSIS
In this section, the perfonnance of proposed method is evaluated using various hardware parameters such as slice registers and slice flip-flops and software parameter as percentage TSR.
A. Proposed Object Detection Architecture
The proposed object detection architecture to detect an object from an image effectively as adaptive thresho�d conc � t is used. The object detected using proposed architecture IS compared with existing architectures presented by Lee and Park [15] and Chu et aI., [16] are shown in the Fig. 5 . It is observed that, the minute part in the object is also detected effectively in the proposed architecture compare to existing architectures.
Fig. 5. Image Comparison for Existing and Proposed Moving Object Detection
The hardware requirements of proposed and existing object detection architecture are given in Table I 
2) Performance Analysis using Hardware Comparison Results
The logic utilizations comparison of proposed method with existing method is given in Table III . The existing technique presented by Sardar and Babu [20] uses 39432 slice registers and the maximum operating frequency is 80MHz.
i.e., this architecture uses a large amount of hardware and low operating frequency because the architecture is implemented on Microblaze embedded processor. The proposed architecture uses only 861 slice register and maximum operating frequency is 118.60 MHz i.e., low amount of hardware and high operating frequency because the architecture uses only adders, shifters and D-flip flop's for implementation and also the adaptive threshold concept. 
